R, Harshini., et al. “Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency”. International Journal of Artificial Intelligence and Machine Learning, vol. 6, no. 4s, June 2026, pp. 476-80, doi:10.51483/IJAIML.6.4s.2026.476-480.